Leveraging Hardware Address Sampling for Memory Performance Insights

Xu Liu

Department of Computer Science College of William and Mary <u>xl10@cs.wm.edu</u>



NUMA: Non-Uniform Memory Access







- Features of address sampling
 - sample memory-related events (memory accesses, NUMA events)
 - capture effective addresses
 - record precise IP of sampled instructions or events
- Support in modern processors
 - AMD Opteron 10h and above: instruction-based sampling (IBS)
 - IBM POWER 5 and above: marked event sampling (MRK)
 - Intel Itanium 2: data event address register sampling (DEAR)
 - Intel Pentium 4 and above: precise event based sampling (PEBS)
 - Intel Nehalem and above: PEBS with load latency (PEBS-LL)
- Efficient memory measurement (SC'13)
 - code-centric analysis
 - data-centric analysis



- Code-centric attribution
 - problematic code sections
 - instruction, loop, function

l:#pragma omp parallel for num_threads(4) 2: for (i = 0; i < n; i++) {
3: for(j = 0; j < n; j++) { 4: for(k = 0: k < n: k++) {
5: $A[i, j, k] = A[i, j, k,] + B[j, i, k] + C[k, j, i];$
6: } 7: } 8:}



Combining code-centric and data-centric attribution provides additional insight



Attributing Samples



Aggregating Profiles



LULESH on Platform of 8 NUMA Domains





- Data collection + attribution ≠ optimal optimization
 - know problematic data objects but not know why
 - need more insights for optimization guidance
- Challenges for address sampling
 - very sparse memory access samples
 - not monitoring continuous memory accesses
- Opportunities for address sampling
 - effective addresses: analyze memory access patterns
 - data sources: understand where inefficiencies come from
 - latency: derive new latency metrics to quantify inefficiencies.



- Published work
 - HPCToolkit-NUMA: analyzing NUMA bottlenecks (PPoPP'14)
 - ArrayTool: guiding array regrouping for better locality (PACT'14)
 - ScaAnalyzer: identifying memory scaling issues (SC'15)
 - StructSlim: guiding structure splitting (CGO'16)
 - Cheetah: detecting false sharing (CGO'16)
 - SMTAnalyzer: identifying SMT-aware optimization (HPDC'16)

Interleaved Allocation is NOT Always Best



Goal: identify the best data distribution for a program



Memory Access Pattern Analysis



·LULESH on Platform of 8 NUMA Domains





- Published work
 - HPCToolkit-NUMA: analyzing NUMA bottlenecks (PPoPP'14)
 - ArrayTool: guiding array regrouping for better locality (PACT'14)
 - ScaAnalyzer: identifying memory scaling issues (SC'15)
 - StructSlim: guiding structure splitting (CGO'16)
 - Cheetah: detecting false sharing (CGO'16)
 - SMTAnalyzer: identifying SMT-aware optimization (HPDC'16)



The Problem of Scaling



Note: higher is better



- Quantifying scaling loss with execution time (parallel efficiency)
 - it is straightforward with expectation: the same program with the same workloads

 $T_{2n} = T_n/2$

- $T_{2n} = T_n/2$: perfect scaling expected
- $T_{2n} > T_n/2$: scaling with loss
- $T_{2n} < T_n/2$: superlinear scaling
- execution time cannot help us focus on memory scaling
 - can we have an expectation for the memory performance for scaling?



Memory Scaling Expectation



The average latency of memory accesses should be at least the same with perfect scaling



- Average latency *l_p* over all memory accesses on p cores expectation: scaling factor = *l_p*/*l_q* = 1 (p > q)
 - if $I_p/I_q \gg 1$
 - there is significant scaling loss in memory
 - which memory layer has the most memory scaling loss
 - which part of the source code has the memory scaling loss



- Which memory layer causes the scaling loss?
 - private layers: L1, L2 caches
 - shared layers: L3 cache and main memory
 - NUMA layers: remote L3 cache and remote memory

Provide optimization guidance: eliminating false sharing, mitigating contention, or addressing NUMA bottlenecks

- Which data objects and memory accesses cause the scaling loss?
 - problematic arrays with problematic accesses

Pinpointing problematic source code for optimization: highlevel feedback for programmers

> ScaAnalyzer extends HPCToolkit: lightweight analysis

Differential Analysis on Aggregate Profiles



- IRSmk: An Important DOE Benchmark



NUMA layer impedes the scalability



- Hardware address sampling
 - widely supported in modern architectures
 - powerful in monitoring memory behaviors
 - further analysis of the samples provides deeper performance insights
- On-going work
 - automatic page migration for NUMA architectures
 - program optimization for heterogenous memories
 - with memif support (goto memif talk at ASPLOS)
- Future work: profilers for Big Data workloads
 - understand memory contention, memory usage, and SMT effects
 - multiple programs co-running
 - go beyond code-centric and data-centric analysis





Backup Slides

-UMT2013 on Quad-socket POWER7 Node

👰 ZoneData_mod.F90 🔀 🗹 [Plot graph] malloc: LOW_OFFSET (I)	
90 allocate(self % A_fp(Size% ndim,self% nCFaces,se allocate(self % A_ez(Size% ndim,self% nCFaces,se allocate(self % Connect(3,self% nCFaces,self% nC allocate(self % STotal(Size% ngr,self% nCorner)) allocate(self % STime(Size% ngr,self% nCorner,Size) if (Circ@rdim and then	<pre>lf% nCorner)) lf% nCorner)) orner)) ze% nangSN))</pre> sample off-chip accesses
Calling Context View 🕱	
] 🕆 🐣 💧 fxx 🕅 📰 🗛 🗛 🚺 🖬	
Scope	NUMA_MISMATCH:Sum (I) 🔻
Experiment Aggregate Metrics	2.45e+04 100 %
▶monitored_unknown_data	1.30e+04 53.1% self%S lime
▼monitored_heap_data	1.15e+04 46.9%
▼ 🖶 266: heap_data_allocation	1.15e+04 46.9%
🔻 🖶 296: monitor_main	1.10e+04 44.9%
▼ 🖶 479: main	1.10e+04 44.9%
▼inlined from SuOlsonTest.cc: 67	1.10e+04 44.8% 8.2% of remote accesses
🔻 🖨 167: initialize(Geometry::MeshBase&, Teton <geometry< td=""><td>ry::MeshBase>&, 1.05e+04 42.9%</td></geometry<>	ry::MeshBase>&, 1.05e+04 42.9%
S14: Teton <geometry::meshbase>::linkKull(Geometry::MeshBase>::l</geometry::meshbase>	etry::MeshBase&, 1.05e+04 42.9%
▼loop at Teton.cc: 1250	4.45e+03 18.28 allocated in one domain
▼ 🖨 1328: setzone	4.45e+03 18.2% allocated in one domain
▼ 🔂 40: zonedata_ctor	4.45e+03 18.28 accessed by everyone
▼loop at ZoneData_mod F90: 86	4.45e+03 18.28 accessed by everyone
▼loop at ZoneData_mod.F90: 87	4.45e+03 18.2%
▼loop at ZoneData_nod.F90: 88	4.45e+03 18.2%
▼loop at ZoneData_mod.F90: 89	4.45e+03 18.2%
▼loop at ZoneDati_mod.F90: 90	0 4.45e+03 18.2%
▼loop at ZoneDita_mod.F90	: 91 4.45e+03 18.2%
▼loop at ZonePata_mod.F	90:92 4.45e+03 18.2%
▼loop at ZoneData_mo	d.F90:93 4.45e+03 18.2%
▼loop at ZeneData	mod.F90: 94 4.45e+03 18.2%
▼ B⇒94: malloc	4.45e+03 18.2%
V 🖶 heap_da	ta_accesses 4.45e+03 18.2%
▼ 🛱 291: 1	ThdCode 4.45e+03 18.2%
▼ ⇒ _x	smp_DynamicCh 4.45e+03 18.2%
▼ ₿	snflwxyz\$\$OL\$\$ 4.45e+03 18.2%

• Optimize *self%STime* for UMT2013

a



self%STime's address space

